

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov.

(50)			-	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/287,304	04/07/1999	AKIRA YAMAMOTO	0941.63012	6149
24978 75	90 07/12/2002			
GREER, BURNS & CRAIN			EXAMINER	
300 S WACKEI	R DR			
25TH FLOOR			PIZIALI, JE	EFFREY J
CHICAGO, IL	60606			
<b>,</b>			ART UNIT	PAPER NUMBER
			2673	

DATE MAILED: 07/12/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

			( <i>D</i>
	Application No.	Applicant(s)	
	09/287,304	YAMAMOTO ET AL.	
Office Action Summary	Examiner	Art Unit	-
	Jeff Piziali	2673	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet wil	th the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.7.04(b).  Status	i6(a). In no event, however, may a re within the statutory minimum of thirty ill apply and will expire SIX (6) MON cause the application to become AB.	eply be timely filed  y (30) days will be considered timely.  THS from the mailing date of this communic  ANDONED (35 U.S.C. § 133).	cation.
1) Responsive to communication(s) filed on 15 A	pril 2002 .		
	s action is non-final.		
3) Since this application is in condition for allowards closed in accordance with the practice under	nce except for formal mat Ex parte Quayle, 1935 C.D	ters, prosecution as to the med D. 11, 453 O.G. 213.	its is
Disposition of Claims			
4) Claim(s) <u>1-17</u> is/are pending in the application			
4a) Of the above claim(s) is/are withdrav 5) Claim(s) is/are allowed.	n from consideration.		
6)⊠ Claim(s) <u>1-17</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or	election requirement.		
Application Papers			
9) The specification is objected to by the Examiner	:		
10)☐ The drawing(s) filed on is/are: a)☐ accep	ted or b)□ objected to by th	ne Examiner.	
Applicant may not request that any objection to the			
11)⊠ The proposed drawing correction filed on <u>21 No</u>		roved b)  disapproved by the	Examiner
If approved, corrected drawings are required in rep			
12) The oath or declaration is objected to by the Exa	aminer.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	§ 119(a)-(d) or (f).	
a)⊠ All b)□ Some * c)□ None of:			
1. ☐ Certified copies of the priority documents			
2. Certified copies of the priority documents		· · ·	
<ul> <li>3. Copies of the certified copies of the prior application from the International But</li> <li>* See the attached detailed Office action for a list</li> </ul>	eau (PCT Rule 17.2(a)).	· ·	;
14) Acknowledgment is made of a claim for domestic	priority under 35 U.S.C.	§ 119(e) (to a provisional appli	cation).
a) ☐ The translation of the foreign language pro 15)☐ Acknowledgment is made of a claim for domesti	* *		
Attachment(s)			
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 Notice of I	Summary (PTO-413) Paper No(s) nformal Patent Application (PTO-152)	

Art Unit: 2673

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 2. Claim 14 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventors, at the time the application was filed, had possession of the claimed invention. Lines 8-9 contain the limitation "groups of signal lines extend over corresponding partial areas of said liquid crystal display panel." However, the present figures (fig. 4 for instance) and specification teach "data bus lines" [Fig. 4, R1-601 & B200-800] extending over the liquid crystal display panel [Fig. 4, 16]. The "signal lines" [Fig. 4, 64A-D] are taught to only extend beside the perimeter of the LCD.
- 3. Claim 15 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventors, at the time the application was filed, had possession of the claimed invention. Lines 6-7 contain the limitation "divided signal lines extending from one of said plurality of blocks extend over a corresponding divided area of said liquid crystal display panel." However, the present figures (fig. 4 for instance) and specification teach "data bus lines" [Fig. 4, R1-601 & B200-800] extending over the liquid crystal display panel [Fig. 4, 16]. The "signal lines" [Fig. 4, 64A-D] are taught to only extend beside the perimeter of the LCD.

Art Unit: 2673

Page 3

4. Claim 16 is rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventors, at the time the application was filed, had possession of the claimed invention. Lines 7-8 contain the limitation "a plurality of signal lines that extend into the liquid crystal display panel." However, the present figures (fig. 4 for instance) and specification teach "data bus lines" [Fig. 4, R1-601 & B200-800] extending into the liquid crystal display panel [Fig. 4, 16]. The "signal lines" [Fig. 4, 64A-D] are taught to only extend to an area nearby an edge of the LCD.

# Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Youn (US 5,856,816).

Regarding claim 1, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1]; a substrate on which the LCD panel, the data driver and the gate driver are integrally formed; the data driver being divided into a plurality of blocks [Fig. 2, 2a & 2b] so as to divide the LCD panel into sections [Fig. 2; D<sub>1</sub>-D2<sub>n-1</sub> & D<sub>2</sub>-D<sub>2n</sub>] arranged side by side, which simultaneously supply the LCD panel

Art Unit: 2673

with display signals respectively supplied thereto; wherein each of the blocks includes a plurality of signal lines [Fig. 3; DA, DB, & DC] that are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, the display signals being supplied from the signal lines of each block to the data bus lines simultaneously, and the blocks are arranged adjacent to each other along a single edge of the LCD panel (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 2, Youn discloses a block comprising a shift register [Fig. 5, 21]; signal lines [Fig. 5, Y] to which the display signals are supplied; data bus lines connected to the signal lines and the LCD panel; and analog switches [Fig. 5, 29-30] provided in the data bus lines and controlled by an output signal of the shift register thereto (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 3, Youn discloses a driver device [Fig. 5, 22-23] which receives display data [Fig. 5, D] externally supplied and outputs the display signals derived therefrom to the blocks of the data driver (Column 4, Line 39 - Column 5, Line 21).

Art Unit: 2673

Regarding claim 4, Youn discloses a plurality of driver devices [Fig. 5, 22-23] which are respectively associated with a plurality of ones of the blocks, each of the plurality of driver devices receiving display data [Fig. 5, D] externally supplied and outputting the display signals derived therefrom to associated blocks of the data driver (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 5, Youn discloses the display signal lines of the associated blocks have parts extending from one of the plurality of driver devices through a space located between the associated blocks [Fig. 5].

Regarding claim 6, Youn discloses a substrate on which the LCD panel, data driver and gate driver are integrally formed (Column 1, Lines 10-20).

Regarding claim 7, Youn discloses the data driver comprises polysilicon transistors (Column 1, Lines 10-20).

Regarding claim 8, Youn discloses a display signal supply device [Fig. 5, 22-23] which outputs the display data [Fig. 5, D] to the driver device (Column 4, Line 39 - Column 5, Line 21).

Regarding claim 9, Youn discloses the display signal display device is formed on the LCD panel (Fig. 1; Column 1, Line 10 - Column 2, Line 20).

Art Unit: 2673

Regarding claim 10, Youn discloses a display signal supply device [Fig. 5, 22-23] which outputs the display data [Fig. 5, D] to the plurality of driver devices (Column 4, Line 39 - Column 5, Line 21).

Regarding claim 11, Youn discloses each of the plurality of blocks supplies the LCD panel with a given number of display signals at once (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 12, Youn discloses the driver device comprises a shift register [Fig. 5, 21] which outputs a shift signal, first latch circuits [Fig. 5, 22-23] which latch the display data in response to the shift signal, and second latch circuits [Fig. 5, 25-26] which latch the display data from the first latch circuits in response to a latch enable signal externally supplied (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 13, Youn discloses digital-to-analog converters [Fig. 5, 27-28] which convert the display data from the second latch circuits into analog signals (Column 5, Lines 4-13).

Regarding claim 14, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1]; and groups of signal lines [Fig. 2, D<sub>n</sub>] for carrying display signals, the signal lines within each of the groups being adjacent to each other along a single edge of the LCD panel, and the data driver being divided into a plurality of adjacently arranged blocks [Fig. 2, 2a & 2b] from which the groups of signal

Art Unit: 2673

lines extend over corresponding partial areas [Fig. 2, D<sub>1</sub>-D<sub>2n-1</sub> & D<sub>2</sub>-D<sub>2n</sub>] of the LCD panel so that each of the groups of signal lines is associated with a respective one of the blocks of the data driver, wherein the signal lines [Fig. 3, DA, DB, & DC] in each of the blocks are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines is larger than a number of the signal lines, and the display signal are supplied from the signal lines of each block to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 15, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1]; signal lines extending from the data driver [Fig. 2, D<sub>n</sub>] and carrying display signals, the data driver and the signal lines being divided into a plurality of blocks [Fig. 2, 2a & 2b] so that the divided signal lines extending from one of the plurality of blocks extends over a corresponding divided area [Fig. 2, D<sub>1</sub>-D<sub>2n-1</sub> & D<sub>2</sub>-D<sub>2n</sub>] of the LCD panel; the divided signal lines [Fig. 3; DA, DB, & DC] in each of the plurality of blocks being adjacent to each other along a single edge of the LCD panel, said divided signal lines in each of the plurality of blocks are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, and display signals being supplied from the

Art Unit: 2673

signal lines of each of the blocks to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 16, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1]; a substrate on which the LCD panel, the data driver and the gate driver are integrally formed; the data driver [Fig. 2, 2a or 2b] being divided into a plurality of blocks arranged side by side along a single edge of the LCD panel, and each of the blocks has a plurality of signal lines [Fig. 3; DA, DB, & DC] that extend into the liquid crystal display panel and are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, and display signals being supplied from the signal lines of each block to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Art Unit: 2673

Regarding claim 17, Youn discloses the data driver comprises polysilicon transistors (Column 1, Lines 10-20).

### Response to Arguments

Applicants' arguments filed April 15, 2002 have been fully considered, but they are not persuasive. Firstly, the applicants are respectfully invited to note that the Amendment filed on April 15, 2002 (paper no. 17) references an amendment to claim 12 (see page 1 and appendix page A-1). However, no amendment to claim 12 has actually been proposed by the applicants. As such, the examiner has considered any reference to amended claim 12 to be a typo.

The applicants contend Youn does not disclose a data driver being divided into a plurality of blocks which are arranged adjacent to each other along a single edge of the LCD panel. However, the examiner respectfully disagrees. Youn teaches a data driver [Fig. 2, 2a & 2b] being divided into blocks [Fig. 2, D<sub>1</sub>-D<sub>2n</sub>] which drive odd [Fig. 2; D<sub>1</sub>, D3, ..., D2<sub>n-1</sub>] and even data lines [Fig. 2, D<sub>2</sub>, D<sub>4</sub>, ..., D<sub>2n</sub>] respectively. Along the top-edge of Youn's LCD panel [Fig. 2, 1], odd-numbered data lines [Fig. 2; D<sub>1</sub>, D3, ..., D2<sub>n-1</sub>] are arranged adjacent to each other. Along the bottom-edge of the same LCD panel, even-numbered data lines [Fig. 2; D<sub>2</sub>, D<sub>4</sub>, ..., D<sub>2n</sub>] are arranged adjacent to each other. The examiner confesses that the odd data lines are not adjacent to one another within the LCD panel itself. Likewise, the even data lines are not adjacent to one another within the LCD panel. However, respectively along the top and bottom edges of the LCD panel, the odd data lines and the even data lines are arranged directly adjacent to each other. The examiner additionally notes that the top and bottom edges comprise two separate and distinct edges of the LCD panel. However, pending claim language only

Art Unit: 2673

necessitates that each block's signal lines be adjacently arranged along a single edge -- not that such an edge must be commonly shared by all the blocks.

The applicants further contend Youn does not disclose that the signal lines are connected to data bus lines via analog switches, that the number of data bus lines are larger than the number of signal lines, and that display signals are supplied from the signal lines of each block to the data bus lies simultaneously. The examiner must again respectfully disagree. Youn teaches a plurality of signal lines [Fig. 3; DA, DB, & DC] that are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, and display signals being supplied from the signal lines of each block to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). While Youn does not expressly disclose using analog switches as this switching device, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry. Under such reasoning, the rejection of the claims is deemed proper and thereby maintained.

#### Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2673

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Page 11

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Jeff Piziali whose telephone number is (703) 305-8382. The

examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Bipin Shalwala can be reached on (703) 305-4938. The fax phone numbers for the

organization where this application or proceeding is assigned are (703) 872-9314 for regular

communications and (703) 872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305-4700.

July 10, 2002

SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600